View MSM66201_32910.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

E2E1027-27-Y4
Semiconductor MSM66201/66P201/66207/ 66P207
Semiconductor OLMS-66K Series 16-Bit Microcontroller
This version: Jan. 1998 MSM66201/66P201/66207/66P207 Previous version: Nov. 1996
GENERAL DESCRIPTION
The MSM66201/66207 is a high performance microcontroller that employs OKI original nX-8/ 200 CPU core. This chip includes a 16-bit CPU, ROM, RAM, I/O ports, multifunction 16-bit timers, 10-bit A/D converter, serial I/O port, and pulse width modulator (PWM). The MSM66P201/66P207 is the OTP (One-Time Programmable) version of the MSM66201/66207.
FEATURES
* 64K address space for program memory * 64K address space for data memory * High-speed execution Minimum cycle for instruction * Powerful instruction set : Internal ROM : MSM66201 MSM66207 : Internal RAM : MSM66201 MSM66207 16K bytes 32K bytes 512 bytes 1024 bytes
* Abundant addressing modes
: 400ns @ 10MHz : Instruction set superior in orthogonal matrix 8/16-bit data transfer instructions 8/16-bit arithmetic instructions Multiplication and division operation instructions Bit manipulation instructions Bit logic instrucitons ROM table reference instructions : Register addressing Page addressing Pointing register indirect addressing Stack addressing Immediate value addressing
* I/O port Input-output port
: 5 ports 8 bits (Each bit can be assigned to input or output) Input port : 1 port 8 bits * Built-in multifunctional 16-bit timer :4 Following 4 modes can be set for each timer : Auto-reload timer mode Clock output mode Capture register mode Real time output mode * Serial port : 1 channel (Synchronous/UART switchable mode with baud rate generators) * 16-bit pulse width modulator :2 * Watchdog timer * Transition detector :4 * 10-bit A/D converter : 8 channels * Interrupts Nonmaskable :1 Maskable : Internal 16/external 2 * Stand-by function STOP mode : Software clock stop mode HALT mode : Software CPU stop mode HOLD mode : Hardware CPU stop mode 1/30
Semiconductor * Package 64-pin plastic shrink DIP (SDIP64-P-750-1.78)
MSM66201/66P201/66207/66P207
*
: (MSM66201-SS) (MSM66P201-SS) (MSM66207-SS) (MSM66P207-SS) 64-pin plastic QFP (QFP64-P-1414-0.80-BK) : (MSM66201-GSBK)(MSM66207GSBK) 68-pin plastic QFJ (PLCC) (QFJ68-P-S950-1.27) : (MSM66201-JS) (MSM66P201-JS) (MSM66207-JS) (MSM66P207-JS) 64-pin ceramic piggyback (ADIP64-C-750-1.78) : (MSM66G207VS) ( indicates the code number.) The piggyback type is used only for engineering samples.
2/30
P4.0/TM0CK P4.1/TM1CK P3.4/TM0IO SSP LRB
TIMER 0-3
P3.7/TM3IO EA READY ALE PSEN P O R T RD WR
BLOCK DIAGRAM
Semiconductor
P3.1/RXD P3.0/TXD P2.7/RXC P2.6/TXC *2 PSW RAM 1024 8 bits B U S
SERIAL PORT
P4.4/TRNS0
P4.7/TRNS3 MEMORY ALU CONT. PC RAP *1 ROM 32K 8 bits IR INSTRUCTION DECODER ALU ACCUMULATOR TEMPORARY R. CONSTANTS CONT.
TRANSITION D.
VREF P5.0/AI 0
P5.7/AI 7 AGND
A/D CONV.
AD0/P0.0 AD7/P0.7 A8 /P1.0 A15/P1.7
C O N T .
P4.2/PWM0 P4.3/PWM1
PWM 0,1
NMI P3.2/INT0 P3.3/INT1
INTERRUPT CONT.
P2.3/CLKOUT RESOUT
PERIPHERAL CONT.
WDT
SYSTEM CONTROLLER
PORT
*1 MSM66201 16K 8 *2 MSM66201 512 8
P2
P3
P4
P5
P0
P1
MSM66201/66P201/66207/66P207
FLT RES OSC1 OSC0
HLDA/P2.5 HOLD/P2.4
GND VDD
3/30
Semiconductor
MSM66201/66P201/66207/66P207
PIN CONFIGURATION (TOP VIEW)
AD0/P0.0 AD1/P0.1 AD2/P0.2 AD3/P0.3 AD4/P0.4 AD5/P0.5 AD6/P0.6 AD7/P0.7 A8/P1.0 A9/P1.1 A10/P1.2 A11/P1.3 A12/P1.4 A13/P1.5 A14/P1.6 A15/P1.7 P2.0 P2.1 P2.2 CLKOUT/P2.3 RESOUT ALE PSEN RD WR READY EA FLT RES OSC0 OSC1 GND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
VDD VREF AGND P5.7/AI7 P5.6/AI6 P5.5/AI5 P5.4/AI4 P5.3/AI3 P5.2/AI2 P5.1/AI1 P5.0/AI0 P4.7/TRNS3 P4.6/TRNS2 P4.5/TRNS1 P4.4/TRNS0 P4.3/PWM1 P4.2/PWM0 P4.1/TM1CK P4.0/TM0CK P3.7/TM3IO P3.6/TM2IO P3.5/TM1IO P3.4/TM0IO P3.3/INT1 P3.2/INT0 P3.1/RXD P3.0/TXD P2.7/RXC P2.6/TXC P2.5/HLDA P2.4/HOLD NMI
64-Pin Plastic Shrink DIP
4/30
Semiconductor
PIN CONFIGURATION (TOP VIEW) (Continued)
A8/P1.0 A9/P1.1 A10/P1.2 A11/P1.3 A12/P1.4 A13/P1.5 A14/P1.6 A15/P1.7 P2.0
P2.1 10 P2.2 11 CLKOUT/P2.3 12 RESOUT 13 ALE 14 PSEN 15 RD 16
,
64 P0.7/AD7 63 P0.6/AD6 62 P0.5/AD5 61 P0.4/AD4 60 P0.3/AD3 59 P0.2/AD2 1 2 3 4 5 6 7 8 9 WR 17 READY 18 EA 19 FLT 20 RES 21 OSC0 22
MSM66201/66P201/66207/66P207
58 P0.1/AD1
57 P0.0/AD0
53 P5.7/AI7
52 P5.6/AI6
54 P5.5/AI5
50 P5.4/AI4
49 P5.3/AI3 48 P5.2/AI2 47 P5.1/AI1 46 P5.0/AI0 45 P4.7/TRNS3 44 P4.6/TRNS2 43 P4.5/TRNS1 42 P4.4/TRNS0 41 P4.3/PWM1 40 P4.2/PWM0 39 P4.1/TM1CK 38 P4.0/TM0CK 37 P3.7/TM3IO 36 P3.6/TM2IO 35 P3.5/TM1IO 34 P3.4/TM0IO 33 P3.3/INT1 INT0/P3.2 32
OSC1 23
GND 24
NMI 25
HOLD/P2.4 26
HLDA/P2.5 27
54 AGND
55 VREF
56 VDD
TXC/P2.6 28
RXC/P2.7 29
TXD/P3.0 30
64-Pin Plastic QFP
RXD/P3.1 31
5/30
Semiconductor
MSM66201/66P201/66207/66P207
PIN CONFIGURATION (TOP VIEW) (Continued)
52 P4.2/PWM0 51 P4.1/TM1CK
50 P4.0/TM0CK 49 NC
58 P5.0/AI0 57 P4.7/TRNS3
56 P4.6/TRNS2 55 P4.5/TRNS1
54 P4.4/TRNS0 53 P4.3/PWM1
48 P3.7/TM3IO 47 P3.6/TM2IO
46 P3.5/TM1IO 45 P3.4/TM0IO
AI3/P5.3 61 AI4/P5.4 62 AI5/P5.5 63 AI6/P5.6 64 AI7/P5.7 65 AGND 66 VREF 67 VDD 68
44 P3.3/INT1
60 P5.2/AI2 59 P5.1/AI1
43 P3.2/INT0 42 P3.1/RXD 41 P3.0/TXD 40 P2.7/RXC 39 P2.6/TXC 38 P2.5/HLDA 37 P2.4/HOLD 36 NMI 35 GND 34 GND 33 OSC1 32 OSC0 31 RES 30 FLT 29 EA 28 READY 27 WR

VDD 1 AD0/P0.0 2 AD1/P0.1 3 AD2/P0.2 4 AD3/P0.3 5 AD4/P0.4 6 AD5/P0.5 7 AD6/P0.6 8 AD7/P0.7 9
A8/P1.0 10 A9/P1.1 11
A10/P1.2 12 A11/P1.3 13
A12/P1.4 14 A13/P1.5 15
A14/P1.6 16 A15/P1.7 17
NC 18 P2.0 19
P2.1 20 P2.2 21
CLKOUT/P2.3 22 RESOUT 23
ALE 24 PSEN 25
NC : No-connection pin 68-Pin Plastic QFJ (PLCC)
RD 26
6/30
Semiconductor
MSM66201/66P201/66207/66P207
PIN DESCRIPTION
Symbol P0.0-P0.7/ AD0-AD7 Type I/O Description P0: 8-bit input-output port. Each bit can be assigned to input or output. AD: Outputs the lower 8 bits of program counter during external program memory fetch, and receives the addressed instruction under the control of PSEN. This pin also outputs the address and outputs or inputs data during an external data memory access instruction, under the control of ALE, RD, and WR. P1: 8-bit input-output port. Each bit can be assigned to input or output. A: Outputs the upper 8 bits of program counter (PC8-15) during external program memory fetch. This pin also outputs the upper 8 bits of address during external data memory access instructions. I/O P2: 8-bit input-output port. Each bit can be assigned to input or output. CLKOUT: Output pin for supplying a clock to peripheral circuits. HOLD: Input pin to request the CPU to enter the hardware power-down state. HLDA: HOLD ACKNOWLEDGE: the HLDA signal appears in response to the HOLD signal and indicates that the CPU has entered the power-down state. TXC: Transmitter clock input/output pin. RXC: Receiver clock input/output pin. I/O P3: 8-bit input-output port. Each bit can be assigned to input or output. TXD: Transmitter data output pin. RXD: Receiver data input pin. INT: Interrupt request input pin. Falling edge trigger or level trigger is selectable. TM0IO-TM3IO: One of the following signals is output or input. * Clock at twice the frequency range of the 16-bit timer overflow * Load trigger signal to the capture register input * Setting value output Whether the signal is input or output depends on the mode. P4.0/TM0CK P4.1/TM1CK P4.2/PWM0 P4.3/PWM1 P4.4 - P4.7/ TRANS0 - TRANS3 P5.0 - P5.7/ AI0 -AI7 I I/O P4: 8-bit input-output port. Each bit can be assigned to input or output. TM0CK, TM1CK: Clock input pins of timer 0, timer 1. TRANS: Transition detector. The input pins which sense the falling edge and set the flag. PWM: 16-bit pulse-width modulator output pin.
P1.0-P1.7/ A8-A15
I/O
P2.0-P2.2 P2.3/CLKOUT P2.4/HOLD P2.5/HLDA P2.6/TXC P2.7/RXC P3.0/TXD P3.1/RXD P3.2/INT0 P3.3/INT1 P3.4/TM0IO P3.5/TM1IO P3.6/TM2IO P3.7/TM3IO
P5: 8-bit input port. AI: Analog signal input pin for A/D converter.
7/30
Semiconductor
MSM66201/66P201/66207/66P207
PIN DESCRIPTION (Continued)
Symbol RESOUT ALE Type O O Description Outputs "H" level in the case of internal reset. Reset to"L" level by program. Address Latch Enable: The timing pulse to latch the lower 8 bits of the address output from port 0 when the CPU accesses the external memory. The strobe pulse to fetch to external program memory.
PSEN RD WR READY EA FLT RES OSC0 OSC1 NMI VREF AGND VDD GND
O O O I I I I I O I -- -- -- --
Program Strobe Enable:
Output strobe activated during a bus read cycle. Used to enable data onto the bus from the external data memory. Output strobe during a bus write cycle. Used as write strobe to external data memory. Used when the CPU accesses low-speed peripherals. Normaly set to "H" level. If set to "L" level, the CPU fetches the code from external program memory. If FLT is "H" level, ALE, WR, RD, PSEN are set to "H" level when reset. If FLT is set to "L", ALE, WR, RD, PSEN are set to floating level when reset. RESET input pin. Basic clock oscillation pin. Basic clock oscillation pin. Non-maskable interrupt input pin (falling edge). Reference voltage input pin for A/D converter. Ground for A/D converter. System power supply. Ground.
8/30
Semiconductor
MSM66201/66P201/66207/66P207
REGISTERS
Accumulator
15 ACC 0
Control Register (CR)
15 PSW Bit 15 : Carry flag (CY) Bit 14 : Zero flag (ZF) Bit 13 : Half carry flag (HC) Bit 12 : Data descriptor (DD) Bit 8 : Master interrupt priority flag (MIP) Bit 9,5,4: User flag (MIP) Bit 2-0 : System control base 2-0 (SCB2-0) 15 0 PC LRB SSP 0
Pointing Register (PR)
15 0
Index Register 1 Index Register 2 Data Pointer User Stack Pointer
X1 X2 DP USP
Local Register
7 ER0 ER1 ER2 ER3 R1 R3 R5 R7 07 R0 R2 R4 R6 0
9/30
Semiconductor
MSM66201/66P201/66207/66P207
SFR
Address (HEX) 0000 0001 0002 0003 0004I 0005I 0006 0007 0010I 0011 0012I 0013 0018 0019 001A 001B 001CI 0020 0021 0022 0023 0024 0025 0026I 0028 0029 002A 002C 002D 002E 002F 0030 0031 0032 0033 0034 0035 0036 0037 System stack printer Local register base Program status word Accumulator Standby control register Watchdog timer Peripheral control register Stop code acceptor Interrupt request register Interrupt enable register External Iinterrupt control register Port 0 data register Port 0 mode register Port 1 data register Port 1 mode register Port 2 data register Port 2 mode register Port 2 secondary function control register Port 3 data register Port 3 mode register Port 3 secondary function control register Port 4 data register Port 4 mode register Port 4 secondary function control register Port 5 Timer 0 counter Timer 0 register Timer 1 counter Timer 1 register Name Symbol SSP (ASSP) LRB (ALRB)
PSWL (APSW)
R/W
8/16-bit Operation
Reset FFH FFH undefined
R/W
8/16
C8H 0CH 00H 00H F8H
PSWH ACC SBYCON WDT PRPHF STPACP IRQ 8/16 IE EXICON P0 P0IO P1 P1IO P2 P2IO P2SF P3 P3IO P3SF P4 P4IO P4SF P5 TM0 TMR0 R/W TM1 TMR1 16 R 8 R/W W R/W W 8
00H/WDT is stopped
FDH "0" 00H 00H 00H 00H FCH undefined 00H undefined 00H undefined 00H 07H undefined 00H 00H undefined 00H 00H -- 00H 00H 00H 00H 00H 00H 00H 00H
Note: A I mark in the address column indicates that there is a bit that does not exist in the register. 10/30
Semiconductor
MSM66201/66P201/66207/66P207
SFR (Continued)
Addres (HEX) 0038 0039 003A 003B 003C 003D 003E 003F 0040 0041 0042 0043 0046I 0048 0049 004AI 004C 004D 004EI 0050I 0051 0054 0055 0056I 0058I 0059I 0060I 0061 Timer 2 counter Timer 2 register Timer 3 counter Timer 3 register Timer 0 control register Timer 1 control register Timer 2 control register Timer 3 control register Transition detector register Serial port transmission baud rate generator counter Serial port transmission baud rate generator register Serial port transmission baud rate generator control register Serial port receiving baud rate generator counter Serial port receiving baud rate generator register Serial port receiving baud rate generator control register Serial port transmission mode control register Serial port transmission data buffer register Serial port receiving mode control register Serial port receiving data buffer register Serial port receiving error register A/D scan mode register A/D select mode register A/D conversion result register 0 Name
Abbreviated Name
R/W
8/16-bit Operation
Reset 00H 00H 00H 00H 00H 00H 00H 00H 00H 00H
TM2 TMR2 16 TM3 TMR3 TCON0 TCON1 TCON2 TCON3 TRNSIT STTM STTMR STTMC SRTM SRTMR SRTMC STCON STBUF SRCON SRBUF SRSTAT ADSCAN ADSEL ADCR0 R 8/16 R/W W R/W R 8 R/W
00H 00H undefined 00H 00H 0CH 00H 00H 0EH 80H undefined 00H undefined F0H 80H A0H undefined
Note: A I mark in the address column indicates that there is a bit that does not exist in the register.
11/30
Semiconductor
MSM66201/66P201/66207/66P207
SFR (Continued)
Address (HEX) 0062I 0063 0064I 0065 0066I 0067 0068I 0069 006AI 006B 006CI 006D 006EI 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 007A Name A/D conversion result register 1 A/D conversion result register 2 A/D conversion result register 3 A/D conversion result register 4 A/D conversion result register 5 A/D conversion result register 6 A/D conversion result register 7 PWM 0 counter PWM 0 register PWM 1 counter PWM 1 register PWM 0 control register PWM 1 countrol register
Abbreviated Name
R/W
8/16-bit operation
Reset
ADCR1 ADCR2 ADCR3 R ADCR4 ADCR5 ADCR6 ADCR7 PWMC0 PWMR0 PWMC1 PWMR1 PWCON0 PWCON1 8 R/W 00H 00H 00H 00H 00H 00H 00H 00H 00H 00H 8/16 undefined
Note: A I mark in the address column indicates that there is a bit that does not exist in the register.
12/30
Semiconductor
MSM66201/66P201/66207/66P207
ADDRESSING MODES
The MSM66201/66207 provides independent 64K-byte data and 64K-byte program space with various types of addressing modes. These modes are shown below, for both RAM (for data space) and ROM (for program space). 1. RAM Addressing Modes (for data space) 1.1 Register Direct Addressing
Example ROR DP DP
1.2
Displacement Addressing a) Zero Page
Example L A, 18H SFR 0000H 0018H
b) Direct Page
Example ST A, off 10H RAM xx00H xx10H
1.3
Pointing Register (PR) Indirect Addressing a) Data Point (DP) Indirect
Example SLL [DP] DP
RAM
b) User Stack Pointer (USP) Indirect
Example SRL 10H [USP] USP
-128 to +127
RAM
13/30
Semiconductor c) Index Register (X1, X2) Indirect
Example INC 300H [X1] X1
0 to 65535
MSM66201/66P201/66207/66P207
RAM
1.4
Immediate Addressing
Example MOV SSP, #27FH
2. ROM Addressing Modes (for program space) 2.1 Direct Addressing
Example LC A, 200H ROM 0200H
2.2
Simple Indirect Addressing a) Local Register Indirect
Example LC A, [ER0] ER0 ROM
b) Pointing Register Indirect 1) Data Pointer (DP) Indirect
Example LC A, [DP] DP ROM
2)
User Stack Pointer (USP) Indirect
Example LC A,[USP] USP ROM
14/30
Semiconductor 3) Index Register (X1, X2) Indirect
Example LC A, [X1] X1 ROM
MSM66201/66P201/66207/66P207
c) System Stack Pointer (SSP) Indirect
Example LC A, [SSP] SSP ROM
d) Local Register Base (LRB) Indirect
Example LC A, [LRB] LRB ROM
e) RAM Indirect
Example J A, [0C0H] RAM 0C0H ROM
2.3
Double Indirect Addressing a) Data Pointer (DP) Double Indirect
Example J DP [[DP]] RAM ROM
b) User Stack Pointer (USP) Double Indirect
Example LC A, [-2 [USP]] USP
-128 to +127
RAM
ROM
15/30
Semiconductor c) Index Register (X1, X2) Double Indirect
Example LC A, [10000H [x1]] X1
0 to 65535
MSM66201/66P201/66207/66P207
RAM
ROM
2.4
Indirect Addressing with 16-bit Offset a) Pointing Register Indirect 1) Data Pointer (DP) Indirect
Example LC A, [100H [DP]] DP
0 to 65535
ROM
2)
User Stack Pointer (USP) Indirect
Example LC A, [100H [USP]] USP
0 to 65535
ROM
3)
Index Register (X1, X2) Indirect
Example LC A, [100H [X1]] X1
0 to 65535
ROM
b) RAM Indirect
Example LC A, [2000H [80H]]
RAM 80H ROM
0 to 65535
16/30
Semiconductor
MSM66201/66P201/66207/66P207
MEMORY MAPS
Program Memory Space
0000H 0000H
Internal ROM Area
0027H 0028H
Vector Table Area (40 bytes) VCAL Table Area (16 bytes)
0037H 0038H 7FFFH * External Memory
FFFFH 7FFFH * * MSM66201 : 3FFFH
Data Memory Space
0000H 007FH 0080H 00BFH 00C0H 00FFH 0100H 0000H SFR Area PR Area Special Function Registors PORT, A/DC, TIMER, PWM, etc.... 007FH 0080H PR0 PR1 PR2 PR3 PR4 PR5 PR6 PR7 00BFH 00C0H
Zero Page
Internal RAM Area 047FH *
80 X1 82 X2 84 86 DP USP
(Low Order) (High Order)
External Memoly Area
FFFFH
047FH * * MSM66201 : 027FH
17/30
Semiconductor
MSM66201/66P201/66207/66P207
ABSOLUTE MAXIMUM RATINGS
(Ta=25C) Parameter Supply Voltage Input Voltage Output Voltage Analog Ref. Voltage Analog Input Voltage Power Dissipation Storage Temperature Symbol VDD VI VO VREF VAI 64-pin shrink DIP PD TSTG
Ta=85C per Package
Condition
Rating -0.3 to 7.0 -0.3 to VDD+0.3
Unit
GND=AGND=0V
-0.3 to VDD+0.3 -0.3 to VDD+0.3 -0.3 to VREF 930 565 1120 -55 to +150
V
64-pin QFP 68-pin QFJ --
mW C
RECOMMENDED OPERATING CONDITIONS
Parameter Supply Voltage Memory Hold Voltage Operating Frequency Ambient Temperature Fan Out Symbol VDD VDDH fOSC Ta N Condition fOSC 10MHz fOSC = 0Hz VDD = 5V 10% -- MOS load TTL load P0 P1, P2, P3, P4 Range 4.5 to 5.5 2.0 to 5.5 0 to 10 -40 to +85 20 2 1 -- Unit V MHz C
18/30
Semiconductor
MSM66201/66P201/66207/66P207
ELECTRICAL CHARACTERISTICS
DC Characteristics
Parameter "H" Input Voltage 1, 3, 6 "H" Input Voltage 5, 7 "H" Input Voltage 8 "H" Input Voltage 2 "L" Input Voltage 1, 2, 3, 6 "L" Input Voltage 5, 7 "L" Input Voltage 8 "H" Output Voltage 1, 4 "H" Output Voltage 2 "L" Output Voltage 1, 4 "L" Output Voltage 2 Input Leakage Current 3, 6, 7 Input Current 5 Input Current 8 "H" Output Current 1 "H" Output Current 2 "L" Output Current 1 "L" Output Current 2 Output Leakage Current 1, 2, 4 Input Capacitance Output Capacitance Analog Reference Power Supply Current Current Consumption (during STOP) * Current Consumption (during HALT) Current Consumption IOH VO = 2.4V IOL ILO CI CO IREF IDDS IDDH IDD VO = VDD/0V f = 1MHz Ta = 25C A/D in operation A/D stopped VDD = 2V -- fOSC = 10MHz No Load IIH/IIL VI = VDD/0V VOH VOL IO = -400mA IO = -200mA IO = 3.2mA IO = 1.6mA VIL -- Symbol Condition (VDD = 5V 10%, Ta = -40 to +85C) Min. 2.4 4.0 4.2 3.6 -0.3 -0.3 -0.3 4.2 4.2 -- -- -- -- -- -2 -1 10 5 -- -- -- -- -- -- -- --
**--
Typ. -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 5 7 0.3 0.5 0.2 1 6 8 20 30
Max. VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3 0.8 0.8 0.4 -- -- 0.4 0.4 1/-1 1/-20 10/-10 -- -- -- -- 2 -- -- 2 10 10 100 10 15 35 40
Unit
VIH
--
V
mA
mA
mA pF mA mA mA
--
**--
mA
Note: 1 2 3 4 5 6 7 8 * **
Applied to P0 Applied to P1, P2, P3 and P4 Applied to P5 Applied to ALE, PSEN, RD, WR and RESOUT Applied to RES and NMI Applied to READY and EA Applied to FLT Applied to OSC0 VDD or GND for ports serving as the input pin. No load for any other. Applied to MSM66P201/66P207
19/30
Semiconductor AC Characteristics * External program memory control
Parameter Clock (OSC) Pulse ALE Pulse Width PSEN Pulse Width PSEN Pulse Delay Time Low Address Setup time Low Address Hold Time High Address Delay Time High Address Hold Time Instruction Setup Time Instruction Hold Time Symbol tfW tAW tPW tPAD tAAS tAAH tAAD tAPH tIS tIH CL = 50pF Condition
--
MSM66201/66P201/66207/66P207
(VDD=5V10%, Ta=-40 to +85C) Min. Max. Unit 50 3tfW-20 4tfW-20 tfW-20 2tfW-35 tfW-20 tfW-20 tfW-20 100 0
-- -- --
tfW+20 2tfW+20 tfW+40 tfW+40 tfW+40
--
ns
tfW-20
* External data memory control
Parameter Clock (OSC) Pulse ALE Pulse Width RD Pulse Width WR Pulse Width RD Pulse Delay Time WR Pulse Delay Time Low Address Setup Time Low Address Hold Time High Address Setup Time High Address Hold Time High Address Hold Time Memory Data Setup Time Memory Data Hold Time Data Delay Time Data Hold Time Symbol tfW tAW tRW tWW tRAD tWAD tAAS tAAH tAAD tARH tAWH tMS tMH tDD tDH CL = 50pF Condition
--
(VDD=5V10%, Ta=-40 to +85C) Min. Max. Unit 50 3tfW-20 4tfW-20 4tfW-20 tfW-20 tfW-20 2tfW-35 tfW-20 tfW-20 tfW-20 tfW-20 100 0 tfW-20 tfW-20
-- -- -- --
tfW+20 tfW+20 2tfW+20 tfW+40 tfW+40 tfW+40 tfW+40 -- tfW-20 tfW+40 tfW+40 ns
20/30
Semiconductor
MSM66201/66P201/66207/66P207
CLK tW ALE tAW PSEN tPAD tW
tPW INST0-7
AD0-7
PC0-7 tAAS tAAH
tIS
tIH
A8-15 tAAD RD tRAD
PC8-15 tAPH
tRW DIN 0-7 tMS tMH
AD0-7
RAP0-7 tAAS tAAH
A8-15 tAAD WR tWAD
RAP8-15 tAPH
tWW DOUT0-7
AD0-7
RAP0-7 tAAS tAAH tDD RAP8-15 tAAD
tDH
A8-15
tAWH
21/30
Semiconductor * Serial port control Master mode
MSM66201/66P201/66207/66P207
(VDD=5V10%, Ta=-40 to +85C) Parameter Clock (OSC) Pulse Width Serial Clock Pulse Width Output Data Setup Time Output Data Hold Time Input Data Setup Time Input Data Hold Time Symbol tfW tSCKW tSTMXS tSTMXH tSRMXS tSRMXH CL=50pF Condition -- -- Min. 50 8tfW 8tfW+40 6tfW-20 2tfW+10 50 Max. -- -- -- -- -- -- ns Unit
Slave mode
Parameter Clock (OSC) Pulse Width Serial Clock Pulse Width Output Data Setup Time Output Data Hold Time Input Data Setup Time Input Data Hold Time Symbol tfW tSCKW tSTSXS tSTSXH tSRSXS tSRSXH CL=50pF Condition -- --
(VDD=5V10%, Ta=-40 to +85C) Min. 50 8tfW 6tfW+40 6tfW-20 100 100 Max. -- -- -- -- -- -- ns Unit
22/30
1 0 . & $ " 5 4 3 2 * ' H G K J I D C F E P O N V U T S R Q
Semiconductor MSM66201/66P201/66207/66P207
OSC tW tW SCK tSCKW tSCKW SDOUT (TXD) tSTMXH tSTMXS SDIN (RXD) Valid Valid tSRMXH tSRMXS SCK tSCKW tSCKW SDOUT (TXD) tSTSXH tSTSXS SDIN (RXD) Valid Valid tSRSXH tSRSXS
23/30
Semiconductor A/D Converter Characteristics * Operating range
Parameter Power Supply Voltage Analog Reference Voltage Analog Input Voltage Analog Reference Power Voltage Resistance Operating Temperature Symbol VDD VR VAI RR Top VAG = GND = 0V Condition fOSC 10MHz
MSM66201/66P201/66207/66P207
Min. 4.5 4.5 VAG -- -40
Typ. -- -- -- 16 --
Max. 5.5 VDD VR -- +85
Unit V kW C
VDD = 5V 10%
* A/D Converter accuracy Normal operation mode
Parameter Resolution Absolute Error Relative Error Zero Point Error Full Scale Error Differential Linearity Error Crosstalk Symbol n EA ER EZ EF ED EC Condition See the recommended circuit. VR=VDD VAG=GND=0V Analog input source impedance 5kW One channel conversion time tC=64ms -- -- -- 0 -0.5 -- --
(VDD=5V10%, fOSC=10MHz, Ta=-40 to +85C) Min. * -- -- -- 0 -1.0 -- -- -- -- -- -- -- -- 0.5 Typ. * -- -- -- -- -- -- 0.5 10
+3.0 -3.5
Max. * 10
+2.0 -3.5
Unit Bit
1.5 +3.0 -3.5 +3.0 --
1.0 +2.0 -3.5 +2.0 -- LSB
*
VDD=5V, Ta=25C
HALT/HOLD operation mode
Parameter Resolution Absolute Error Relative Error Zero Point Error Full Scale Error Differential Linearity Error Crosstalk Symbol n EA ER EZ EF ED EC Condition See the recommended circuit. VR=VDD VAG=GND=0V Analog input source impedance 5kW One channel conversion time tC=64ms -- -- -- +0.5 -1.0 -- --
(VDD=5V10%, fOSC=10MHz, Ta=-40 to +85C) Min. * -- -- -- +0.5 -1.5 -- -- -- -- -- -- -- -- 0.5 Typ. * -- -- -- -- -- -- 0.5 10
+2.0 -3.5
Max. * 10
+1.0 -2.0
Unit Bit
1.0 +2.0 -3.5 +2.0 --
0.5 +1.0 -2.0 +1.0 -- LSB
*
VDD=5V, Ta=25C
24/30
Semiconductor * Recommended circuit
MSM66201/66P201/66207/66P207
Reference Voltage + 0.1 47 mF mF
VREF
VDD + 0.1 47 mF mF
+5V
- + Analog Input
RI
AI0-7 GND 0.1 mF AGND 0V
* A/D Converter conversion characteristics 1
Conversion Code
~
RI (Analog input source impedance) 5kW
[HEX] 3FF EF MAX 000 EZ MIN EZ MAX Analog Input
EF MIN
Ideal Conversion (center line) Actual Conversion width
Actual Conversion (center line)
VREF
[V]
Conversion Characteristics Diagram 1
25/30
Semiconductor
MSM66201/66P201/66207/66P207
Absolute error (EA) The absolute error indicates a difference between actual conversion and ideal conversion, excluding a quantizing error. The absolute error of the A/D converter gets larger as it approaches the zero point or full scale. (Refer to Conversion Characteristics Diagram 1.) Relative error (ER) The relative error indicates a deviation from a line which connects the center point of the zero point conversion width with that of the full scale conversion width, excluding a quantizing error. The relative error of this A/D converter is almost due to a differential linearity error. Zero point error (Ez) and full scale error (EF) The zero point error and full scale error indicate a difference between actual conversion and ideal conversion at the zero point and full scale, respectively. (Refer to Conversion Characteristics Diagram 1.) A/D Converter Conversion Characteristics 2 (temperature characteristics)
[HEX] 3FF -40C +85C
Conversion Code ES Differential Linearity
[LSB] +25C +4
+3
+2
ES +1 ES 000 Eta Analog Input [V] 0 -40
During normal operation During HALT +85 Temparature Ta [C]
Conversion Characteristics Diagram 2-1 Differential linearity error (ED)
Conversion Characteristics Diagram 2-2
The differential linearity error indicates a difference between the actual conversion width (actual step width) and ideal value (1LSB). With this A/D converter, a voltage for actual conversion is shifted and the inclination of a voltage is changed, with changes of temperature (see Conversion Characteristics Diagram 21). Specifications described in the foregoing tables are established from Eta shown in Conversion Characteristics Diagram 2-1 (ED=Eta-1LSB). Conversion Characteristics Diagram 2-2 shows temperature characteristics of differential linearity of Es in Conversion Characteristics Diagram 2-1.
26/30
Semiconductor
MSM66201/66P201/66207/66P207
PACKAGE DIMENSIONS
(Unit : mm)
SDIP64-P-750-1.78
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin Cu alloy Solder plating 5 mm or more 8.70 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
27/30
Semiconductor
MSM66201/66P201/66207/66P207
(Unit : mm)
QFP64-P-1414-0.80-BK
Mirror finish
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.87 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
28/30
Semiconductor
MSM66201/66P201/66207/66P207
(Unit : mm)
QFJ68-P-S950-1.27
Mirror finish
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin Cu alloy Solder plating 5 mm or more 4.50 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
29/30
Semiconductor
MSM66201/66P201/66207/66P207
(Unit : mm)
ADIP64-C-750-1.78
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
30/30

▲Up To Search▲

Price & Availability of MSM66201

	To Download MSM66201 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .